An array of measured device data, a numerical device simulator, and a procesdphydcs-based compact model are used to gain new and important physical insights on nanoscale FinFETs with undoped thin-fin bodies. The insights, which include mavoidableheeded gate underlap, bias-dependent effective channel length, and non-ohmic fin-extension voltage drops, reveal the significance of gate positioning on, and source/drain doping profile in, the thin fin, and imply novel compact modeling that will be needed for optimal design of nonclassical CMOS circuits.
Introduction
As the scaling of classical (i.e., bulk-Si and PD/SOI) CMOS is approaching a palpable limit, nonclassical MOSFET structures having ultra-thin Si bodies which facilitate scaling, including multiple-gate devices Ill. 121 , are being earnestly examined. The FinFET [31, [41, a quasi-planar double-gate (DG) transistor, is attracting much attention now because it is relatively easy to fabricate. The gate structure (of length Lx) of the FinFET, illustrated in Fig. 1 , is "wrapped over a t h n SI fin (of thickness tsi), yielding two active vertical gates that are beneficially charge-coupled [51 if tsi is sufficiently thin, a specification, relative to the effective channel length (Le,& which also ensures good control of short-channel effects (SCEs). The gate is necessarily separated from the source/ drain (SO) contact regions by extensions of the thin Si fin, features which complicate the design and modeling of the device as we reveal herein. 
Insights
The height (hsi) of the Si fin, which is the effective gate width of the DG FinFET, is technologically limited to he not much larger than tSi Hence, the volume of the Si-channel region under the gate (i.e., hSitSiLg) of the nanoscale (LE < 50nm)
FinFET is small, which, technologically, tends to preclude the use of body doping for threshold control. (Metal gates with tuned work functions will probably be needed.) With undoped bodies and the implied low inherent doping density, the small FinFET bodyhhannel will likely be virtually void of any dopants (i.e., intrinsic), and, because of technological limitations, so will portions (of lengths L d and L,D as indicated in Fig. 1 ) of the SID extensions adjacent to the gate. In fact, such a gate-underlop structure could be required to get optimal DG CMOS circuit speeds when Lg < 25nm that Ld = LeD is the optimal configuration for SCE control, and that the SCEs are most severe when Le, or Leo is zero.
Note that since S depends only on device geometry, the constant S for nonzero Les and Le, in Fig. 9 confirms (1 and 3. For suong inversion, Len in (2) will be a bit longer due to finite LD(n) near the channel, which suggests a secondary VGs dependence that may be significant for extremely shon Lg as implied in Fig. 7 . Further, as implied in Fig. 9 , Len for Ich modeling could differ from that for SCEs. Also, for strong inversion, Ves and V , must be modeled. As While alignment issues [41 regarding gate positioning may complicate the design optimization of nanoscale FinFETs as suggested here, the physical insights revealed (i.e., the unavoidabldneeded gate underlap, the bias-dependent Lfi, and the non-ohmic fin-extension voltage drops) will aid pragmatic optimal FinFET design, as well as the development of a complete physics-based compact model that will be needed for optimal designs of nonclassical CMOS circuits.
